Abstract
Introduction
The continuous scaling of Gate-All-Around silicon nanowire field effect transistor FET as compared with single gate and double gate FET shows better short channel control over other structures [1] . GAA silicon nanowire FET is most promising candidate for future CMOS based electronic systems due to their gate controllability, low leakage, high on-off ration and enhanced carrier transport property. Analytical models of GAA fet for parameter extraction of devices is described in [2] , most of these models and SCE models describe the effectiveness of ideal GAA structure with quadruple cross section were reported in this paper . [3] Gate-all-around (GAA) Nanowire FET have been fabricated by top-down and bottom-up design [3] , [4] .GateAll-Around (GAA) nanowire
Field effect transistor has researched excellent electrostatic control over the channel surrounded by conducting gate and provides higher transconductance [5] .Gate all-around (GAA) MOSFETs have captivated considerable observation as compared with double-gate and tri-gate [6] , [7] .Simulation and analysis shows that gate-all-around GAA configuration provides excellent performance owing to considerable effect of short channel as compared with other structures [8] ..DIBL suppression, and excellent subthreshold slope is advantage of GAA devices. Downscaling of channel length to 45 nm of MOSFET is restricting factor of static power consumption due to increase leakage in off state [9] .In this paper performance analysis of GAA nanowire CMOS configuration is estimated and described [10] - [12] . High noise values in the subthreshold are the concerned factor that affects the normal behavior of switching and circuit performance of silicon nanowire FET. Silicon nanowire have also been used as biochemical sensors [13] - [15] . This paper is divided into 4 sections. Section 2 describes the GAA silicon nanowire description and corresponding current model. Section 3 shows the result and analysis about noise of GAA configuration. Section 4 provides the concluded part of whole paper. 
GAA Nanowire FET Design Concept And Simulation

Drain current
GAA silicon nanowire having short channel therefore quasi-ballistic behavior is still applicable to the nanowire fet so velocity overshoot is expected which has been described by [16] . Average charge carrier's energy is estimated by mobility function that is a function of the temperature therefore electron mobility describes with simple and normal energy-balance process. Drain current transport model at room temperature which has been previously described and it has been applied to double gate MOSFETs is still applicable to GAA silicon nanowire fet [ 17] , Drain current can be described in linear channel saturation region which is shown by given equation.
where Le is the channel length of the GAA fet, is the electron mobility and it depend on voltage applied across gate, k is the Boltzmann constant and it value is fixed, Te is the temperature of electron charge and the energy-relaxation length is defined as which one is depended on relaxation time , τw and Vsat is the velocity that being saturated. Here W is the width of GAA FET and it depend on fingers numbers in the structure.
To evaluate charge density of GAA structure it must be integrate from charge at source end that is QS and charge at drain end that is Qd and this is shown below in given equation [18] ( ) ∫ (8)
( )
The ultra-thin film mobility is not sensitive to the silicon thickness tsi and it is higher than heavily doped bulk MOSFET devices at inversion densities that is large value in case of floating body structure. Lower effective electric field is occurred ,but at lower inversion densities the mobility is reduced with reduction of tsi [19] . Quantum well is developed between oxide layers which is formed by thin silicon layer .Quantum well is reduced and this reduction in the mobility is observed due to the scattering occur by surface roughness. Previously described method for double gate MOSFET .We suggest using the method given by [20] - [21] , originally proposed for DG MOSFET devices. The effective mobility reduces with the effective vertical field Eeff is given by [20] v (11)
Where and are the parameters that depend on structure formation.
Schrödinger-Poisson equation is generally described the 2d charge density model therefore this drain current model which is operated at the lower sub-band can be described by the same poisson equation. This drain current model still applicable for GAA structure as silmilar for double gate configuration because of shape eigenfunction is almost similar to double gate. Drain current model can be described effectively by electron temperature profiling process.
Equation 7 can be defined under boundary value condition for Te=T0 at room temperature and electric field is described as function of channel potential vary with the x. Field is found to be linear at the source to drain end therefore drain to source current can be described as given by
Where ⁄
V DSS become equal to non saturated channels V DS and become similarly equal to saturated channel V DSS =V DSSAT
Where A is the control parameter for transition between saturated and non saturated channel. The current which has been described before at saturated channel region therefore V Dsat can be described by current that is shown below [22] - [23] .
(17) And Overshoot velocity can be evaluated and described by given equation below (18) Where is described as (19) Channel length saturation must be found for device operated in saturation region of the device due to the channel length modulation which become an important factor and this effect is shown below ( ) (20) Where L C is proportionally depended on and this is given by equation as shown below [24] .
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Results and Analysis
Subthreshold Regime
GAA nanowire thus operated in accumulation mode FET generally p -transistors. V T threshold voltage observed before FET enter into accumulation mode. Voltage supply VDD of 1 V is applied that improve threshold voltage and a better response of drain current (I D) versus gate to source voltage (V GS ) I D -V GS is obtained as given in figure 2 .Large p-FET on drive current is observed that is higher than n-FET is achieved due to high mobility of carriers in respect of two lateral gates orientation. Figure 2 shows transfer graph of ID-VGS for n-FET . Asymmetry is reported in p-FET and n-FET configuration and pull-down logic is observed due to similar channel length of wire 45 nm [9] .For V DS = 1. 
Channel length of 45 nm for both p-FET and n-FET is fixed. Leakage current minimization occurs due to volume inversion of surrounding gate [13] .As substrate is used as back gate for gate-all-around structure that made to be grounded then there some asymmetry observed in the output characteristics. Current intensity is low in the direction of forward bias of drain.I D saturation current is observed 5.7mA for V GS = 1 V. Figure 4 show the output characteristics of the 45 nm gate-all-around FET.A good and better agreement can be seen between different and simulated model. Simulated model provides the high on-drive current capability and low off leakage without the effect of velocity overshoot and quantum effects. Good subthrehold and lower DIBL is achieved with simulated model. We have bipolar behavior in weak inversion shows that it is good model.
Figure 4. Different Current Models as Compared with Simulated Model
Low Frequency Noise Simulation
Noise is the considerable factor when GAA silicon nanowire fet has scope in application like RF, low noise amplifier, mixer therefore analysis of noise at high frequency is just required for high performance and high reliability of device associated with GAA structure. The gate , Source and drain resistance provide t hermal noise which can be calculated by given equation. Channel resistance contribute channel induced noise and gate resistance , oxide gate capacitance contribute to gate induced noise . Thermal noise is the most dominant factor of noise analysis that is generated by the resistor connected at output load. The RF input voltage source can be the noise source which is shown below. Figure 5 shows the equivalent noise resistance for GAA silicon nanowire fet in band of 1GHz-10GHz .The equivalent noise resistance R N become higher at low frequencies and then continuously decreases with increase in frequency. Equivalent resistance value of 2.168×1036 ohm is measured at low frequency due to flicker noise associated with channel. 
Conclusion
In this paper result describe that drain current model is useful to evaluate output characteristics for short gate length in silicon nanowire gate -all-around configuration. It has been observed velocity overshoot increasing the transconductance and the noi se with increasing temperature. Noise figure of higher value at low frequency show that 
Gate voltage (V)
Gate-all-around configuration Double gate configuration flicker noise contributes noise to the device at very low frequency and gate -all-around structure cancel out the flicker noise by induced gate noise. This paper compare s the gate all around structure with double gate and it has been reported that GAA exhibit lower flicker noise, channel noise but higher gate induced noise as compared with double gate. GAA also provide the fhigher subthreshold regime, lower drain induced barrier lowering and higher on-off ratio as compared with double gate related devices.
